• Àüü
  • ÀüÀÚ/Àü±â
  • Åë½Å
  • ÄÄÇ»ÅÍ
´Ý±â

»çÀÌÆ®¸Ê

Loading..

Please wait....

Çмú´ëȸ ÇÁ·Î½Ãµù

Ȩ Ȩ > ¿¬±¸¹®Çå > Çмú´ëȸ ÇÁ·Î½Ãµù > Çѱ¹Á¤º¸Åë½ÅÇÐȸ Çмú´ëȸ > 2015³â Ãß°èÇмú´ëȸ

2015³â Ãß°èÇмú´ëȸ

Current Result Document :

ÇѱÛÁ¦¸ñ(Korean Title) ¿ÂĨ¹ö½º¸¦ ÀÌ¿ëÇÑ ¾Ç¼º ȸ·Î °ø°Ý ŽÁö SoC ¼³°è
¿µ¹®Á¦¸ñ(English Title) SoC Design for Malicious Circuit Attack Detection Using on-Chip Bus
ÀúÀÚ(Author) Kanda Guard   ·ù±¤±â   Kwang-ki Ryoo  
¿ø¹®¼ö·Ïó(Citation) VOL 19 NO. 02 PP. 0885 ~ 0888 (2015. 10)
Çѱ۳»¿ë
(Korean Abstract)
º» ³í¹®¿¡¼­´Â °¨¿°µÈ IP·ÎºÎÅÍ ¾Ç¼º °ø°ÝÀ» °¨ÁöÇÏ°í ¿¹¹æÇϱâ À§ÇÑ ¾ÈÀüÇÏ°í È¿À²ÀûÀÎ ¿ÂĨ¹ö½º¸¦ ±â¼úÇÑ´Ù. ´ëºÎºÐÀÇ »óÈ£-¿¬°á ½Ã½ºÅÛ(¿ÂĨ¹ö½º)Àº ¸ðµç µ¥ÀÌÅÍ¿Í Á¦¾î ½ÅÈ£°¡ ¹ÐÁ¢ÇÏ°Ô ¿¬°áµÇ¾îÀֱ⠶§¹®¿¡ Çϵå¿þ¾î ¸»¿þ¾î °ø°Ý¿¡ Ãë¾àÇÏ´Ù. º» ³í¹®¿¡¼­ Á¦¾ÈÇÏ´Â º¸¾È ¹ö½º´Â °³¼±µÈ ¾ÆºñÅÍ, ¾îµå·¹½º µðÄÚµù, ¸¶½ºÅÍ¿Í ½½·¹À̺ê ÀÎÅÍÆäÀ̽º·Î ±¸¼ºµÇ¸ç, AHB(Advanced High-performance Bus)¿Í APB(Advance Peripheral Bus)¸¦ ÀÌ¿ëÇÏ¿© ¼³°èµÇ¾ú´Ù. ¶ÇÇÑ, º¸¾È ¹ö½º´Â ¸Å Àü¼Û¸¶´Ù ¾ÆºñÅÍ°¡ ¸¶½ºÅÍÀÇ Á¡À¯À²À» È®ÀÎÇÏ°í °¨¿°µÈ ¸¶½ºÅÍ¿Í ½½·¹À̺긦 °ü¸®ÇÏ´Â ¾Ë°í¸®ÁòÀ¸·Î ±¸ÇöÇÏ¿´´Ù. Á¦¾ÈÇÏ´Â Çϵå¿þ¾î´Â Xilinx ISE 14.7À» »ç¿ëÇÏ¿© ¼³°èÇÏ¿´À¸¸ç, Virtex4 XC4VLX80 FPGA µð¹ÙÀ̽º°¡ ÀåÂøµÈ HBE-SoC-IPD Å×½ºÆ® º¸µå¸¦ »ç¿ëÇÏ¿© °ËÁõÇÏ¿´´Ù. TSMC 0.13um CMOS Ç¥ÁØ ¼¿ ¶óÀ̺귯¸®·Î ÇÕ¼ºÇÑ °á°ú ¾à 26.2K°³ÀÇ °ÔÀÌÆ®·Î ±¸ÇöµÇ¾úÀ¸¸ç ÃÖ´ë µ¿ÀÛÁÖÆļö´Â 250MHzÀÌ´Ù.
¿µ¹®³»¿ë
(English Abstract)
A secure and effective on-chip bus for detecting and preventing malicious attacks by infected IPs is presented in this paper. Most system inter-connect (on-chip bus) are vulnerable to hardware Trojan (Malware) attack because all data and control signals are routed. A proposed secure bus with modifications in arbitration, address decoding, and wrapping for bus master and slaves is designed using the Advanced High-Performance and Advance Peripheral Bus (AHB and APB Bus). It is implemented with the concept that arbiter checks share of masters and manage infected masters and slaves in every transaction. The proposed hardware is designed with the Xilinx 14.7 ISE and verified using the HBE-SoC-IPD test board equipped with Virtex4 XC4VLX80 FPGA device. The design has a total gate count of 40K at an operating frequency of 250MHz using the 0.13¥ìm TSMC process.
Å°¿öµå(Keyword) Hardware Trojan   SoC   on-chip bus   Malware   AHB Bus   IP  
ÆÄÀÏ÷ºÎ PDF ´Ù¿î·Îµå